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Abstract – The work presented in this paper illuminates the design and simulation of a recursive or Infinite Impulse Response 
(IIR) filter. The proposed design algorithm employs the Genetic Algorithm to determine the filter coefficients to satisfy the required 
performance. The effectiveness of different platforms on filter design and performance has been studied in this paper. Three different 
platforms are considered to implement and verify the designed filter’s work through simulation. The first platform is the MATLAB/
SIMULINK software package used to implement the Biquad form filter. This technique is the basis for the software implementation of 
the designed IIR filter. The HDL – Cosimulation technique is considered the second one; it inspired to take advantage of the existing 
tools in SIMULINK to convert the designed filter algorithm to the Very high-speed integrated circuit Hardware Description Language 
(VHDL) format. The System Generator is employed as the third technique, in which the designed filter is implemented as a hardware 
structure based on basic unit blocks provided by Xilinx System Generator. This technique facilitates the implementation of the 
designed filter in the FPGA target device. Simulation results show that the performance of the designed filter is remarkably reliable 
even with severe noise levels.
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1. INTRODUCTION
Digital filters have become essential for removing un-
wanted signals in recently outspread communication 
and control systems [1]. Digital filters are categorized 
into two classes according to their impulse response [2]. 
The first category is the Finite Impulse Response (FIR), 
while the Infinite Impulse Response (IIR) is the second 
one [2]. As its name, the FIR filter possesses a finite im-
pulse response due to the absence of the feedback loop, 
and it is also known as a non – recursive filter. On the 
other hand, the IIR filter has a feedback loop; therefore, it 
works recursively. The digital filter design aims to achieve 
high attenuation at the stopband with a steep roll-off. 
An IIR filter satisfies these requirements and significantly 
reduces the computational process compared with the 
FIR filter [3]. In Very Large Scale Integrated (VLSI) realiza-
tion, it is preferable to adopt an IIR filter rather than an 
FIR filter. The IIR filter’s drawback is the weakness of in-
stability problems that can overcome by using advanced 
techniques [4] – [7]. A word length arises as a significant 
situation that influences the filter behavior in imple-
menting the digital filters. Therefore, a finite – word – 
size becomes a crucial parameter in the digital filter de-
sign issue. The principal idea beyond this approach is to 
engage a proper filter structure for each application [8]. 
The IIR filter design can be achieved based on two direc-
tions: the transformation and optimization methods [9]. 
The transformation method performed by transforming 
the designed analog filter to the digital filter at some 
given specifications is the bilinear process which is the 
most widely used transformation method. This method’s 
developed digital filter mostly suffers from poor behav-
ior due to a multimodal error surface and instability 
[10]. These problems can be avoided when the design 
parameters are bounded in some criteria allocated us-
ing optimization methods [10] – [19]. The most preva-
lent optimization method is the Genetic Algorithm (GA) 
which can search versatile spaces and optimizes chal-
lenging functions that are very complicated to investi-
gate [1], [8]. Employing GA for the digital filter design is 
preferable because it can construct the filter in any form 
with the lowest order [8].  Recently, the most interesting 
parallel processing hardware devices for implementing 
digital filter algorithms are the field-programmable gate 
array (FPGA) [2], [3], [19] – [22]. FPGA is a VLSI logic chip 
that can configure for realizing widespread logic func-
tions [23]. No matter how the logic function is involved, 
the FPGA structure’s nature facilitates the function’s 
implementation in parallel, leading to very high-speed 
computation. However, the hardware implementation 
of digital systems using FPGA is somewhat tricky and 
needs the training to deal with Hardware Description 
Language (HDL). Therefore, a virtual environment for de-
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signing, implementing, and testing the digital systems 
using FPGA is needed [24].
Recently, Matlab/Simulink provides this virtual en-
vironment utilizing co-simulation with ModelSim and 
implementing a digital system using the Xilinx system 
generator. Employing co-simulation with Modelsim 
permits the verification of an HDL module of the sys-
tem against its Simulink model. In this case, the Simu-
link environment will act as a test bench that stimulates 
an HDL module [25]. The most realistic visualization of 
digital system performance can be achieved using Xilinx 
System Generator (XSG). Adopting this platform enables 
designing a digital system in the Simulink environment 
using Xilinx-specific blocks in the Simulink library.  XSG 
design can easily be placed on the FPGA target device as 
a bit file with the possibility of obtaining the HDL code 
for further optimization and integration with other proj-
ects within the Xilinx environment. This paper explores 
these platforms’ features to implement and analyze the 
performance of the digital low pass IIR filter.
2. DIgItaL IIR FILtER:
According to its name, this type of filter has an infinite 
impulse response, as indicated in the following differ-
ence equation:
(1)
Where yn is the current sample of the filter output, 
yn-k are the k
th previous samples of the output, xn-k are 
the kth previous samples, including the current sample 
of the input signal, ak and bk are the filter coefficients, 
M is the numerator’s order, and N is the denominator’s 
order [1], [2]. From eq. (1), it can be seen that the filter 
output yn is determined recursively; in other words, it is 
a function of the current and previous samples of the 
input signal and the output signal’s previous samples. 
Taking the z – transform for eq. (1) leads to the follow-
ing system function:
(2)
2.1 IIR FILtER REaLIzatIon:
Several practical realization architectures that imple-
ment the digital IIR filter were outlined in the literature; 
these are:
DFI: The digital IIR filter can be realized in the direct 
form I according to eq. (1) which comprises a non – re-
cursive part and recursive part. The implementation of 
the digital IIR filter in this form is shown in Figure (1); for 
each output sample, it requires (N + M) delays, (N+M+1) 
multiplications, and (N+M) additions. 
DFII: In the direct form II structure, shared delay ele-
ments between the recursive and non – recursive parts 
of the digital IIR filter are employed, as shown in Figure 
(2). The determination process of each output sample 
requires max (N or M) delays, (N+M) additions, and 
(N+M+1) multiplications [2]. 
The benefit of DFII is its more economical utilization 
of the delay units. However, both separate the poles 
sections from the zero sections, DFII can share the 
delay units between them. Therefore, a significant re-
duction in the number of delay units can be achieved 
when adopting DFII. The drawback of the DFII is that 
the pole units precede the zero units and imposes an 
unfeasible dynamic range on the delay units’ intersec-
tion at some frequencies. As a result, DFII suffers from 
overflow, while DFI has immune from this effect [2]. The 
transposed structure of the DFII, shown in Figure (3), 
precedes the zero sections and shares the delay units 
between zeros and poles. Therefore, this structure has 
the advantage of DFII with more robust behavior [23].
Cascade Structure:
For the higher-order IIR filters (higher than 2) with 
transfer function given by eq. (2) with N ≥ M, the trans-
fer function can be factorized into a cascaded second-
order subsystem as expressed below:
(3)
(4)Where
Fig. 1. DFI structure
Fig. 2. DFII structure
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Fig. 3. Transposed DFII Structure
The coefficients {aki}and {bki} in eq. (4) are real, which 
implies that any pair of real or complex conjugate poles 
or zeros are grouped in second-order or quadratic 
form. This structure reduces the effects of using finite 
word length representation of the filter coefficients 
[20]. The cascade structure can be implemented by a 
series-connected of first-order and/or second-order 
structures, as shown in Figure (4). Each of the 2nd order 
subsystems in eq. (3) can be implemented as DFI or DFII 
or transposed DFII.
Fig. 4. Cascade Structure
A parallel structure of an IIR filter can be synthesized 
based on a partial fraction expansion performed on 
H(z) in eq. (2). When N ≥ M in eq. (2). Moreover, the 
poles are distinct, the partial – fraction expansion of 
H(z) produces the following results:
(5)
Where: Pk are the poles, Ak are coefficients, and  
C=bN /aN.
Figure (5) shows the block diagram representation of 
eq. (5). Generally, H(z) may contain some complex-val-
ued poles. In this case, the produced coefficients Ak are 
also complex-valued. The avoidance of multiplication 
by complex numbers can be achieved by combining 
pairs of complex conjugate poles to form a 2nd order 
subsystem. Each of these subsystems has the form:
(6)
Where {aki} and {bki} coefficients are real-valued sys-
tem parameters. The modified transfer function can 
now be expressed as
(7)
Fig. 5. Parallel Structure
Proposed Structure:
The design process’s main task is to determine the 
filter coefficients (ak & bk) to perform the desired per-
formance while ensuring stability [8]. The most popular 
realization structure of the digital IIR filter is to stack 
some 1st order and (or) second-order in cascade. There-
fore, Eq. (3) can be modified into the stacked of the cas-
caded second-order form (assuming M = N):





Furthermore, the phase-frequency response is deter-
mined as follows:
(11)
3. gEnEtIC aLgoRItHm BaSED 
IIR FILtER DESIgn:
Genetic Algorithm (GA) can be considered as the 
most popular and robust search algorithm in recent 
years [8] - [14]. It is established according to the the-
ories of social evolution or natural selection. In these 
theories, natural selection can be regarded as an ex-
ploration procedure to evaluate the optimum DNA 
that maximizes a species’ persist possibility to procre-
ate, thereby spread the species. The optimum DNA was 
obtained during the DNA crossover through sexual re-
production with unqualified offspring’s depletion due 
to low accommodation with the surroundings [22]. GA 
utilizes natural selection principles to accomplish the 
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task of evaluating the optimum solution of the pre-
scribed problem. Initially, the population parameters 
are selected randomly to confirm that the exploration 
space is widely and evenly sampled. The fitness func-
tion is used to determine and choose the members of a 
population with reasonable solutions sufficient to pro-
duce the next generation. Similar to natural selection, 
the crossover process is adopted to perform the swap-
ping between the sections of the randomly designated 
pairs. GA may be stuck in the suboptimal region, and 
the mutation is considered to permit the GA to skip 
outside this region. From many types of mutation, a 
swap mutation is employed in this work, in which two 
genes are selected randomly and interchange their 
positions. With predefined filter order, the objective 
of the IIR filter design is to determine its coefficients. 
When the GA is considered the filter design tool, the fil-
ter coefficients act as chromosomes that constitute the 
population. The fitness function can be derived from 
comparing the magnitude response given in Eq. (10) 
with the desired magnitude response.





jΩ): The desired magnitude response.
 Ωp, Ωs : The passband and stopband frequencies, re-
spectively.
δp, δs : The passband and stopband allowed ripples, 
respectively.
The error of the magnitude response is defined as fol-
lows:
(13)
The fitness function to be minimized is:
(14)
The digital IIR filter considered in this paper will be a 
fourth-order low – pass filter, which has the following 
system function in cascade form:
(15)
Therefore, the population contains ten individuals; 
these are: [G1  c11  c21  d11  d21  G2  c12  c22  d12  d22 ]. It must 
now be clear that to achieve IIR filter design, the GA is 
utilized to minimizes the fitness function. The minimi-
zation process results in evaluating the best values of 
the individuals. Figure 6 shows the flow chart of the 
GA-based fourth-order low pass IIR filter design.
Fig. 6. GA flow chart
The GA optimization issue was performed using 
(optimtool) in the MATLAB software package. Table 1 
shows the GA parameters setting
genetic algorithm Parameters
No. of variables 10
Maximum δp and δs 0.1
Generation 2000
Population size 200







From the genetic Algorithm, the resulting iir filter co-
efficients are indicated in Table 2:
table 1. GA parameters
These filter coefficients have been exported to fda-
tool in Matlab to examine the frequency, phase re-
sponses, and the poles/zeros of the designed filter, as 
shown in Figure 7.
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table 2. Filter coefficients








C11 2 C12 2
C21 1 C22 1
d11 -1.9753 d12 -1.942638
d21 0.97624 d22 0.94359
4. SoFtwaRE ImPLEmEntatIon:
This section demonstrates the implementation of the 
designed IIR filter based on different implementation 
technologies, as shown in Figure 8. The first one is the 
algorithm implementation of the designed filter based 
on the biquadratic technique. This technique is provid-
ed by the MATLAB software package and implements 
the higher-order IIR filter as a cascade of second-order 
sections. This technique aims to verify the effectiveness 
of the design algorithm, which has been considered. 
The second approach is to employ the HDL- Cosimu-
lation, which accomplishes the interfacing between 
MATLAB and the Modelsim environments. An IIR filter 
based on VHDL code is generated and incorporated in 
Modelsim, then it is called and executes from the MAT-
LAB environment. This technique can be considered as 
a software implementation of the designed filter. This 
technique’s key feature is to employ MATLAB or Simu-
link to stimulate the design and analyze its response 
based on HDL simulation.  System Generator is consid-
ered as the 3rd approach for implementing the designed 
filter. It is mixed with the assistance of a rich verification 
environment provided by Simulink to quickly create a 
production-quality filter implementation compared to 
conventional RTL approaches. The detailed implemen-
tation of the designed filter based on the system gen-
erator approach is shown in Figure 9. Fig.9(a) shows the 
4th order IIR low pass filter block diagram using system 
generator, which consists of a cascaded two stages 2nd 
order sections. The detailed implementation of each 
stage of the designed filter is shown in Fig.9(b). 
(a)
Fig. 7. (a) Frequency & Phase response 
(b) Poles/Zeros
5. SImuLatIon RESuLtS:
For comparison, the simulation process has been 
performed on the proposed three approaches parallel-
ly, as shown in Figure 8. The considered original signal 
is a sine wave of the amplitude of 1 and a frequency of 
500 Hz corrupted by white Gaussian noise of 0.5 vari-
ances, as shown in Figure 10. There is significant con-
vergence in the resulting frequency responses from the 
three methods, as indicated in Figure 11.
Fig. 8. Implementation of designed IIR filter.
(a)
(b)
Fig. 9. System Generator Based fourth-order IIR 
filter: (a) Block diagram (b) implementation of the 
2nd order stage.
(b)
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Fig. 10. Simulation of the filtering process based on 
three approaches
Fig. 11. The frequency response of the IIR
Figure 12 shows the simulation results of the IIR filter 
performed in the Modelsim package. Table III shows the 
design implementation and utilization summary of the 
target FPGA device (7k325tffg900-2) that implements 
the designed IIR filter based on the System Generator.
Fig. 12. simulation of the IIR filter in Modelsim
Site type used Fixed available util%
Slice LUTs* 896 0 203800 0.44
LUT as Logic 0 0 203800 0.00
LUT as Memory 896 0 64000 1.4
Slice Registers 896 0 407600 0.22
Register as Flip Flop 896 0 407600 0.22
Register as Latch 0 0 407600 0.00
F7 Muxes 0 0 101900 0.00
F8 Muxes 0 0 50950 0.00
table 3. Utilization Summary.
6. ConCLuSIonS
In this paper, an Infinite Impulse Response (IIR) low 
pass filter is constructed based on a Genetic Algorithm 
(GA). The implementation of the designed filter has 
been performed using three implementation tech-
niques. The first two techniques were Biquad, and HDL 
simulation represents the software implementation 
techniques. The third implementation technique is the 
System Generator (SG) which facilitates the designed 
filter’s hardware implementation based on Field Pro-
grammable Gate Array (FPGA). Implementation of the 
designed filter in the FPGA target device indicates a 
small size utilization. The frequency response through 
the three mentioned techniques shows that the de-
signed filter behaves as planned. An intense, noisy 
signal was applied to the filter input, and the simula-
tion results showed that the signals were filtered out 
perfectly.
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